際際滷shows by User: CharmiShah8 / http://www.slideshare.net/images/logo.gif 際際滷shows by User: CharmiShah8 / Fri, 24 Jun 2016 19:32:50 GMT 際際滷Share feed for 際際滷shows by User: CharmiShah8 Charmi shah resume /slideshow/charmi-shah-resume-63425054/63425054 charmishahresume-160624193250
Have an experience as an Intern in IP Verification, STMicroelectronics Pvt. Ltd. .My key skills are UVM (Universal Verification Methodology), System Verilog, Verilog, APB, AXI, UNIX, C, C++, Python. Actively looking for a job.]]>
Have an experience as an Intern in IP Verification, STMicroelectronics Pvt. Ltd. .My key skills are UVM (Universal Verification Methodology), System Verilog, Verilog, APB, AXI, UNIX, C, C++, Python. Actively looking for a job.]]> Fri, 24 Jun 2016 19:32:50 GMT /slideshow/charmi-shah-resume-63425054/63425054 CharmiShah8@slideshare.net(CharmiShah8) Charmi shah resume CharmiShah8 Have an experience as an Intern in IP Verification, STMicroelectronics Pvt. Ltd. .My key skills are UVM (Universal Verification Methodology), System Verilog, Verilog, APB, AXI, UNIX, C, C++, Python. Actively looking for a job. <img style="border:1px solid #C3E6D8;float:right;" alt="" src="https://cdn.slidesharecdn.com/ss_thumbnails/charmishahresume-160624193250-thumbnail.jpg?width=120&amp;height=120&amp;fit=bounds" /><br> Have an experience as an Intern in IP Verification, STMicroelectronics Pvt. Ltd. .My key skills are UVM (Universal Verification Methodology), System Verilog, Verilog, APB, AXI, UNIX, C, C++, Python. Actively looking for a job.
Charmi shah resume from Charmi Shah
]]> 367 7 https://cdn.slidesharecdn.com/ss_thumbnails/charmishahresume-160624193250-thumbnail.jpg?width=120&height=120&fit=bounds document Black http://activitystrea.ms/schema/1.0/post http://activitystrea.ms/schema/1.0/posted 0 https://public.slidesharecdn.com/v2/images/profile-picture.png