/ http://www.slideshare.net/images/logo.gif / 際際滷Share feed for 際際滷shows by User: radha2911 https://cdn.slidesharecdn.com/profile-photo-radha2911-48x48.jpg?cb=1582371634 Skilled, creative ASIC Physical design engineer with 7 years experience in ASIC design flow. Have the experience of working in different technology node ranging from 90nm to 28nm. Working as top level implementation engineer of multimillion gate designs which are area, time and power constrained. Main focus . Expertise in Flood plan, constraint clean, CTS, timing sign-off and lower power methods, physical level verification, power integrity. Mentoring and leading junior members. Enhancement of the PD flows in collaboration with EDA team. Has experience of Working with foundry teams and IP providers in developing IPs for new process nodes. Skill set: Physical Design ( Cadenc...