ASIC Design and verification Engineer at Altran India with good knowledge of ASIC Design Flow and Verification skills.
Skill Set--鈥�>
HDL- Verilog
HVL- SV
Methodology- UVM
Programming & script Languages - Shell and perl
Hardware design and verification tools- Modelsim Questa and Xilinx ISE,VCS , NC SIM
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
