• Validated the Paneve processor models (SystemC/RTL/FPGA/reference) against each other. Managed regressions and wrote custom regression/automation/analysis utilities as needed. Specifiied new randomized test generation algorithms/targets for implementation.
• Root-caused bugs, and traced to design changes, software/compiler changes, tool/OS/platform changes, &c (semi-automated fast diagnosis so bugs are fixed when cheap to fix). Helped create metrics to assess quality and coverage.. Managed others in related roles and mentored interns.
• Automated clean compiler builds and debugged builds.
• Reviewed and improved client verification plan, incorporated random test requirements,...