Physical Design Engineer with good knowledge in VLSI back end flow such as Synthesis, floor planning, Clock Tree synthesis, Timing closure and physical verification and worked on 45nm techonlogy ..
Worked as a important team role in testing and release of VLSI all back end tools and standard/IO cell libraries.and characterization of 60nm digital library
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
