Strong expertise in physical verification on lower technology nodes like 28nm,22 nm,20 nm and 14 nm
Taped out 8 chips each had multiple versions, total 48 tape outs.
Strong expertise in physical verification both at full chip as well as block level
Strong experience of 7+ years in physical verification
Strong hands on experience in DRC LVS ERC SOFTCHECK PERC ANTENNA LUP AND LEF VS GDS CHECKS,PATTERN MATCHING,LFD,CMP AND MAS CHECKS using different tools like SYNOPSYS ICC,MENTOR CALIBRE,HERCULES ,IC VALIDATOR AND IC VALIDATOR WORK BENCH
Had managed a team of 45 members at client location in which responsibilites include training engineers ,handling multiple blocks ,full chip and block...
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
