I am a student of electronics and communication engineering at Lovely Professional University,Punjab.
I have done my internship from All India Radio ,Shimla . Being a student of electronics engineer ,I have great interest in circuit design and verification using Verilog HDL.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
