Design , Optimization, Maintenance, Functional Verification.
Key Terms : DDR, PCIE , CPU , PACKET PROCESSOR ,ETHERNET PHY, SERDES,
1. Board Bring up of Platforms , with extensive hands on DDR Calibration
2. Development of Device drivers for Packet Processors
3. Formulated and Developed a Novel Approach for PCIE Recovery Mechanism in a High Performance Ethernet Switch in a Chassis Environment.
4. Designed a New Approach to counter the Non Burst traffic during Low traffic periods for Energy Efficient Ethernet
5. Developed a New model to infer the Power Conservation in Energy Efficient Ethernet
6. Developed a Software based Monotonically increasing 64 bit timer.
7. Proposed a n...
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
