EXPERTISE
鈥� Asic Physical Implementation (Floor Planning, Place & Route, and clock tree synthesis using Cadence Soc Encounter ) and Familiar to Physical Verification
鈥� Exposure to Synthesis using Cadence RTL compiler
鈥� Exposure to Static Timing Analysis using Encounter Timing System
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
