15 years of experience in ASIC design with leading Semiconductor companies.
Extensive industrial experience in CMOS digital design and implementation.
In-depth understanding of RTL-GDSII flow, with EDA tools (Synopys,Cadence & Mentor)
Expertise areas:
High Speed CPU cores implementation,product management, SoC design, physical design, Static Timing Analysis,DFT and IP design