15 years of experience in ASIC design with leading Semiconductor companies.
Extensive industrial experience in CMOS digital design and implementation.
In-depth understanding of RTL-GDSII flow, with EDA tools (Synopys,Cadence & Mentor)
Expertise areas:
High Speed CPU cores implementation,product management, SoC design, physical design, Static Timing Analysis,DFT and IP design
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
