I Have 5+ years of Experience in VLSI Physical Design.
I have worked on cutting edge technology nodes such as 14nm and 28 nm . I have also worked on 45nm, 90nm and 180 nm.
I have worked on each step of Netlist to GDSII flow.
Specialties in Synthesis ,Place and Route, LVS , DRC , ANTENNA, ERC and LEC.
Familiar with Static Timing Analysis, Clock tree synthesis (CTS) and TCL .
LEC ( Block level + top level), LOW POWER LEC ( Block level + top level) and PV on 28nm.
We’ve updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
