Personal Information
Organization / Workplace
Toronto, Canada Area Canada
Occupation
Senior ASIC Design Verification Engineer at Istuary Innovation Group
Industry
Electronics / Computer Hardware
About
Professional Skill:
• Over 6 years of digital IC/FPGA design experience with Verilog HDL and VHDL
• Over 6 years of design verification experience with e/Specman, SystemVerilog, SystemVerilog Assertions (SVA) and methodology like UVM/OVM/AVM/URM/VMM
• Strong knowledge in object-oriented programming (OOP) data structures, algorithms, analysis and design patterns
• Worked extensively with functional verification and simulation tools like NCSim, VCS, ModelSim/QuestaSim, Verdi/Debussy
• Worked extensively with formal equivalence checking tools like Conformal and Formality
• Worked extensively with synthesis tool like Synplicity, Precision RTL, Design Compiler
• Over 5 years of script programm...
Contact Details
Users following Louis Xiao