ASIC Verification Engineer with 5+ Experience in Developing VIPs using UVM/OVM & System Verilog.
Specialties : Worked on Mixed Signal Designs, Developing Golden Models in C from Mat-lab Codes, Good Knowledge in PCIe and Developing UVM TB.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
