3 years experience on SoC Integration / Bus Architectuer
2 years experience on verify with System Verilog/OVM
Experience on RTL Design/Verification at Block Level / SoC Level
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
