Currently working on "Design and FPGA Implementation of 32K point FFT Core for DVB T2 Receiver"
Implementing a 32K point FFT FPGA core on a small memory kit of FPGA by designing a C-Algorithm and then converting to Verilog.
Project Blog:
http://32kfftcore.blogspot.com/2011/08/abstract.html
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
