worked on verification of OSI l2/l3 parser , encryption/decryption engine (AES based GCM algorithm) , Scheduler (DWRR , Absolute Priority mixed with DWRR) , High Speed Inter Asic bus SpAui (Interlaken co-developed with cortina systems) , proprietary bus talking to off chip memory , aware and briefly worked on 40/100G ethernet PCS to EDC bus.
worked on functional verification , regression management , Gate Level Simulation and formal verification for multiple modules of 35 million gate Asic .
worked on verification of SOC ( a high end feature rich multi-level Switch ) , equivalent of linecard of N7k( Cisco official name for a High End DataCenter Switch) Switch .
Currently Working as D...
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
