Senior Design Engineer (SoC verification ) at NXP Semiconductors
About
Working as a post silicon validation engineer from around 3 years in industry. Around half an year as an Analog validation engineer and 2.5 year as a functional validation engineer.
In analog validation worked on validation of LDO regulator, ADC characterization, and stability analysis of LDO regulator.
Considering analog/RF as an interest worked on wide range of IP's in post silicon validation ranging from SDADC, power management , Reset subsystem , Waveform generator ,Radar analog front-end to Radar subsystem.
Besides these worked on communication IP's (SENT TX and RX), safety IP's (Cryptographic service engine, BIST controller) and Clock generation module.
Worked on and have good ...
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
