An enthusiastic fresher with highly motivated and leadership skills having bachelors of engineering degree in Instrumentation Technology.
Quite good at RTL design, Verilog Coding,System Verilog, Verification Method and implementation of each step of project.
Eager to learn new technologies and methodologies.
We’ve updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.