�ݺ�ߣ

Bengaluru Area, India India

looking for job opportunity in VLSI domain

1.Good understanding of the ASIC and FPGA design flow 2.Extensive experience in writing RTL models in Verilog HDL and Testbenches in System Verilog and UVM 3.Very good knoweldge in verification methodologies 4.Experience in“iMSpired solution pvt. Ltd”, Bangalore one year worked as intern and using industry standard EDA tools for the front-end design and verification 5.Verificaion Methodologies:Coverage Driven and Assertion Based Verification