際際滷

際際滷Share a Scribd company logo
Experiment name: - To study the current mirror circuit

Tools used:- Tanner Tools

Spice Netlist:-
* SPICE netlist written by S-Edit Win32 7.00

* Waveform probing commands

.probe

.options probefilename="MIRROR.dat"

+ probesdbfile="D:manish tannerxorMIRROR.sdb"

+ probetopmodule="Module0"

.dc lin param v5 0 10 .5

.include "C:Documents and SettingsStudentDesktopmodel_file035.md"

.print dc v(N2,Gnd)



* Main circuit: Module0

M1 N2 N2 Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u

M2 Gnd N2 N2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u

R3 Vdd N2 50 TC=0.0, 0.0

R4 Vdd N2 50 TC=0.0, 0.0

v5 Vdd Gnd 5.0

* End of main circuit: Module0
Schematic:-




Output Mirror:-

More Related Content

Current mirror

  • 1. Experiment name: - To study the current mirror circuit Tools used:- Tanner Tools Spice Netlist:- * SPICE netlist written by S-Edit Win32 7.00 * Waveform probing commands .probe .options probefilename="MIRROR.dat" + probesdbfile="D:manish tannerxorMIRROR.sdb" + probetopmodule="Module0" .dc lin param v5 0 10 .5 .include "C:Documents and SettingsStudentDesktopmodel_file035.md" .print dc v(N2,Gnd) * Main circuit: Module0 M1 N2 N2 Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u M2 Gnd N2 N2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u R3 Vdd N2 50 TC=0.0, 0.0 R4 Vdd N2 50 TC=0.0, 0.0 v5 Vdd Gnd 5.0 * End of main circuit: Module0