This document describes the design of a dual-loop 5.2GHz frequency synthesizer with an integer-N programmable divider in the low frequency loop. The synthesizer uses frequency multiplication, division, and mixing to generate a range of frequencies from 5.24GHz to 5.3GHz by changing the division ratio of the integer-N divider. The synthesizer is able to output 65mW to a 50立 load and has very low phase noise. It was designed under the advisement of Prof. Knepper.