This document discusses using model driven engineering (MDE) to formally verify embedded systems modeled with UML sequence diagrams. It presents an internal application metamodel (IAM) and labeled timed automata (LTA) metamodel to transform UML models, and uses the UPPAAL model checker to verify properties. The approach is demonstrated with a case study, and future work is outlined to improve automation and integration with other design tools.