際際滷

際際滷Share a Scribd company logo
K. VENU NAIK
TECHNICAL SKILLS
Electronic DesignPackages
INCISIVE,INNOVUS,RC,VIRTUOSO,CONFORMAL,VOLTUS,
XILINX, QUESTASIM, MODELSIM,
Programming Languages
VERILOG, SYSTEM-VERILOG, C-PROGRAMING
Microcontrollers / FPGA FPGA [XILINX SPARTAN 6 ,SPARTAN 3E]
Familiar Protocols SPIAND I2C PROTOCOL
Familiar OS WINDOWS , LINUX-OS
Scripting Languages TCL
Work Experience
 Working at Cadence Design System Inc, Bangalore as Application Engineer
(Consultant). Appreciable knowledge in both Analog and Digital domain.
Working at Cadence since October 2015 to till date.
 Supported 10nm project at Qualcomm for FV (LEC) using Conformal. The job
involved in helping the team in debugging on LEC issues.
 Have appreciable Knowledge on CPF/UPF.
 Delivered 4-day training at NIT, Warangal, and MVSR Engineering College on
Complete custom IC flow and ASIC flow.
 Delivered 1-day Analog training at DLRL, Hyderabad using IC-616(Virtuoso)
from schematic to GDSII
 Delivered 2-day training at NIT, Durgapur on complete custom IC flow using
HISIM CMOS and ASIC Flow.
Projects
1. Involved in LEC flow execution of 10nm project at Qualcomm. The job involved in
helping the team in debugging on LEC issues like Aborts & Non Equivalent (Non-
Eq)
Tools: Conformal
2. Done Physical Design of DTMF design from Floorplan to Place & route
Tools: Innovus
3. Involved in LEC flow execution of 14nm project at Qualcomm. The job involved
in helping the team in debugging on LEC issues like Aborts.
Tools: Conformal.
4. As Application Engineer I supported few customers like Broadcomm, Mediatek
& Intel for debugging LEC issues like Mapping & Non-Eqs using renaming rules
5. As Application Engineer I supported few customers like NXP, Digicomm for
debugging issues in Physical Design.
Workshop
 Verified PLL schematic using functional verification techniques for the complete
transistor level design using Cadence PDK generic 45nm process.
 Verified ADC schematic design using Cadence PDK generic 45nm process.
ProfessionalCourses
Completed Professional Development program in VLSI system Design, from
Sandeepani School of VLSI Design.
Education
Name of
degree
University/Board Specialization Pass Out Yr Aggregate
M.Tech IIT-BHU Varanasi DTI 2013 83.80
B.Tech JNTU Hyderabad ECE 2010 66.27
Intermediate Narayana Jr College MPC 2006 76.80
SSC Sri Krishnaveni school 2004 80.80
Extra-Curricular Activities
 I like to play Cricket, Volley Ball, Tennis and trekking.
PersonalDetails
Date of Birth : 3rd May, 1988.
Address : House No. 14/ 137/2/1/A-G1, Hyderabad
Email ID : venunaik.k@gmail.com
Mobile No : +91-9652864468
Declaration
I do here by declare that all the above statements are true to the best of my knowledge
and belief.
Place- Bangalore Signature of the Candidate
Date-
Ad

Recommended

My resume
My resume
Siva Tanneru
Mani Final Resume
Mani Final Resume
ManiBhusan Maharana
Jagadeesh vlsi cv
Jagadeesh vlsi cv
Avinash Shetty
RESUME_Sangam Sharma
RESUME_Sangam Sharma
Sangam Sharma
ShashankResume
ShashankResume
Shashank Shekhar
Alpesh's resume updated
Alpesh's resume updated
alpeshameta
Ankur_Sharma Resume
Ankur_Sharma Resume
Ankur Sharma
Curriculam Vitae- Ismail (UAE)
Curriculam Vitae- Ismail (UAE)
Seyed Ismail
YOGENDRA KR SHARMA updated
YOGENDRA KR SHARMA updated
YOGENDRA KUMAR SHARMA
JitendraResume_22022016
JitendraResume_22022016
Jitendra Rana
USMAAN_CV
USMAAN_CV
MD USMAAN ANSARI
V mounika cv
V mounika cv
Mounika Vajrala
ArshadNaveed_5+years
ArshadNaveed_5+years
arshad naveed
Resume
Resume
Vedavathi G
Resume (1)
Resume (1)
kratika gupta
resume
resume
Ender Dai
ANIL
ANIL
anil medar
Resume_Akshay_Deshpande
Resume_Akshay_Deshpande
Akshay deshpande
Resume - Pham Hoang Chi
Resume - Pham Hoang Chi
Chi Pham Hoang
Fresher testing cv
Fresher testing cv
vvvinodkumar123
MANJU_C_LINUX_VeriFone
MANJU_C_LINUX_VeriFone
Manjunatha B
PHAM VAN VU CV
PHAM VAN VU CV
Vu Pham
UPDATED_RESUME
UPDATED_RESUME
lakshmishirisha kothuri
Alok Gyanprakash's R辿sum辿 (2)
Alok Gyanprakash's R辿sum辿 (2)
Alok Pandey
Resume
Resume
Dipit Jaywant
Eng1173 1 f18-[gurwinder singh]_profile
Eng1173 1 f18-[gurwinder singh]_profile
gurwinder singh
RAMYA_KVv1
RAMYA_KVv1
RAMYA KV
Raviiii
Raviiii
RAVI DORAI
Resume Digital & Analog
Resume Digital & Analog
Venu Naik K
Resume_Anu_new
Resume_Anu_new
Anushree N

More Related Content

What's hot (20)

YOGENDRA KR SHARMA updated
YOGENDRA KR SHARMA updated
YOGENDRA KUMAR SHARMA
JitendraResume_22022016
JitendraResume_22022016
Jitendra Rana
USMAAN_CV
USMAAN_CV
MD USMAAN ANSARI
V mounika cv
V mounika cv
Mounika Vajrala
ArshadNaveed_5+years
ArshadNaveed_5+years
arshad naveed
Resume
Resume
Vedavathi G
Resume (1)
Resume (1)
kratika gupta
resume
resume
Ender Dai
ANIL
ANIL
anil medar
Resume_Akshay_Deshpande
Resume_Akshay_Deshpande
Akshay deshpande
Resume - Pham Hoang Chi
Resume - Pham Hoang Chi
Chi Pham Hoang
Fresher testing cv
Fresher testing cv
vvvinodkumar123
MANJU_C_LINUX_VeriFone
MANJU_C_LINUX_VeriFone
Manjunatha B
PHAM VAN VU CV
PHAM VAN VU CV
Vu Pham
UPDATED_RESUME
UPDATED_RESUME
lakshmishirisha kothuri
Alok Gyanprakash's R辿sum辿 (2)
Alok Gyanprakash's R辿sum辿 (2)
Alok Pandey
Resume
Resume
Dipit Jaywant
Eng1173 1 f18-[gurwinder singh]_profile
Eng1173 1 f18-[gurwinder singh]_profile
gurwinder singh
RAMYA_KVv1
RAMYA_KVv1
RAMYA KV
Raviiii
Raviiii
RAVI DORAI

Similar to VENU_FV (20)

Resume Digital & Analog
Resume Digital & Analog
Venu Naik K
Resume_Anu_new
Resume_Anu_new
Anushree N
newCURRICULUM VITAECOMPNY
newCURRICULUM VITAECOMPNY
Sumit Sexena
GP_Kashyap_Resume
GP_Kashyap_Resume
Gyan Prakash Kashyap
Resume_Prathamesh_VLSI_VIT_UNIVERSITY_Cadence_11Months_Exp
Resume_Prathamesh_VLSI_VIT_UNIVERSITY_Cadence_11Months_Exp
Prathamesh Chodankar
RESUME_LAKSHYA_GARG
RESUME_LAKSHYA_GARG
Lakshya6727
verification resume
verification resume
vishwanath swamy
Joe_resume
Joe_resume
Joe Jacob
Revathi Resume L& T
Revathi Resume L& T
Revathi M
RESUME
RESUME
Vishnu Nair
Mansooralikhan vlsi
Mansooralikhan vlsi
Mansooralikhan A
SHAMINI RESUME
SHAMINI RESUME
SHAMINI THANKARAJ
Shashank Burigeli
Shashank Burigeli
Shashank Burigeli
MD. SHAMSHAD ALAM
MD. SHAMSHAD ALAM
MD. SHAMSHAD ALAM
Resume16AugV
Resume16AugV
vansh lata
SG TR 212kb
SG TR 212kb
Shubham Gupta
RESUME- THAHSEEN
RESUME- THAHSEEN
Thahsin Thahir
ADI DOC.
ADI DOC.
ADITYA TRIPATHI
resume -vishnu_3
resume -vishnu_3
Vishnu Prasad
qaiser updated resume
qaiser updated resume
QAISER REZA
Ad

VENU_FV

  • 1. K. VENU NAIK TECHNICAL SKILLS Electronic DesignPackages INCISIVE,INNOVUS,RC,VIRTUOSO,CONFORMAL,VOLTUS, XILINX, QUESTASIM, MODELSIM, Programming Languages VERILOG, SYSTEM-VERILOG, C-PROGRAMING Microcontrollers / FPGA FPGA [XILINX SPARTAN 6 ,SPARTAN 3E] Familiar Protocols SPIAND I2C PROTOCOL Familiar OS WINDOWS , LINUX-OS Scripting Languages TCL Work Experience Working at Cadence Design System Inc, Bangalore as Application Engineer (Consultant). Appreciable knowledge in both Analog and Digital domain. Working at Cadence since October 2015 to till date. Supported 10nm project at Qualcomm for FV (LEC) using Conformal. The job involved in helping the team in debugging on LEC issues. Have appreciable Knowledge on CPF/UPF. Delivered 4-day training at NIT, Warangal, and MVSR Engineering College on Complete custom IC flow and ASIC flow. Delivered 1-day Analog training at DLRL, Hyderabad using IC-616(Virtuoso) from schematic to GDSII Delivered 2-day training at NIT, Durgapur on complete custom IC flow using HISIM CMOS and ASIC Flow. Projects 1. Involved in LEC flow execution of 10nm project at Qualcomm. The job involved in helping the team in debugging on LEC issues like Aborts & Non Equivalent (Non- Eq) Tools: Conformal 2. Done Physical Design of DTMF design from Floorplan to Place & route Tools: Innovus
  • 2. 3. Involved in LEC flow execution of 14nm project at Qualcomm. The job involved in helping the team in debugging on LEC issues like Aborts. Tools: Conformal. 4. As Application Engineer I supported few customers like Broadcomm, Mediatek & Intel for debugging LEC issues like Mapping & Non-Eqs using renaming rules 5. As Application Engineer I supported few customers like NXP, Digicomm for debugging issues in Physical Design. Workshop Verified PLL schematic using functional verification techniques for the complete transistor level design using Cadence PDK generic 45nm process. Verified ADC schematic design using Cadence PDK generic 45nm process. ProfessionalCourses Completed Professional Development program in VLSI system Design, from Sandeepani School of VLSI Design. Education Name of degree University/Board Specialization Pass Out Yr Aggregate M.Tech IIT-BHU Varanasi DTI 2013 83.80 B.Tech JNTU Hyderabad ECE 2010 66.27 Intermediate Narayana Jr College MPC 2006 76.80 SSC Sri Krishnaveni school 2004 80.80 Extra-Curricular Activities I like to play Cricket, Volley Ball, Tennis and trekking. PersonalDetails Date of Birth : 3rd May, 1988. Address : House No. 14/ 137/2/1/A-G1, Hyderabad Email ID : venunaik.k@gmail.com Mobile No : +91-9652864468 Declaration I do here by declare that all the above statements are true to the best of my knowledge and belief. Place- Bangalore Signature of the Candidate Date-