ºÝºÝߣ

ºÝºÝߣShare a Scribd company logo

vinay koppuravuri_updated

•
•
K
Koppuravuri Vinay Kumar

This document contains a summary of Vinay Kumar's skills and experience. He has excellent debugging skills and a positive attitude. He has good knowledge of SystemVerilog, Verilog, UVM methodologies, and writing SVA and coverage. His skills also include Cadence and Mentor Graphics tools. He has over 1 year of experience as a verification engineer at Cyient. He has a Bachelor's degree in Electronics and Communication Engineering. His projects include developing UVC for AMBA protocols and verifying a USART design using test benches.

1 of 3
Download to read offline
VinayKoppuravurimail id: Vinay.koppuravuri@cyient.com Mobile:9000957260 Summary  Excellent debugging skills, Good team player , Positive attitude towards work and knowledge sharing, Quick grasping ability  Good knowledge in methodologies like UVM Good knowledge in writing SVA. Good knowledge in writing coverage. Good knowledge on system Verilog, Verilog Skills  Programming languages : System Verilog, Verilog,  Tools  Scripting languages : Cadence IUS, Mentor graphics- MODEL SIM,QUESTA SIM : Perl,  Bus protocols :  Verification Methodologies : AHB,AXI protocols UVM Serial protocols : SPI,USART Trained: Professional development course Institute duration Front end Design and verification Sandeepani (Bangalore) 6 months Experience: Company Designation experience EPR labs internship 4 months Cyient ltd (Hyderabad) Verification engineer 1+ year Education  2014 Vignan’s institute of information technology vizag India : Bachelor of Technology – Electronics and Communication engineering. Projects:  Project covered: UVC of AMBA–AHB Verification methodology, language :uvm,sv Role: 1. Collected basic data of AMBA-AHB
2. Coded sequences for AMBA-AHB 3. Coded testcasesfor AHB verification. 4. Coded cover groups for AMBA-AHB. 5. Coded assertions for AMBA-AHB. 6. Generated functional coverage report 1. 2.  Institute project: : UVC of AMBA –AXI Collected basic data of AMBA-AXI. Coded assertions. Title: Verification of USART Description: USART is a universal synchronous and asynchronous receiver and transmitter. It one end USART takes parallel bits and transmits bits serially ,like versa at other it takes bits serially and transmits data parallel at different baud rates. USART works at both synchronous and asynchronous mode. In asynchronous mode data transmitted, received takes with other internally generated clk other than system clk. In synchronous mode data transmitted, received with respect to system clk. In this project, I mimic the functionality of “USART“protocol, I verified it using verilog test bench I verified USART with following scenarios 1. Asynchronous read/write operation 2. Asynchronous read/write operation with varying Baud rates 3. Asynchronous read/write operation with varying parity 4. Asynchronous read/write operation with varying word length 5. Synchronous read/write operation 6. Synchronous read/write operation with varying parity. 7. Synchronous read/write operation with varying word length  B.TECH PROJECT: VEHICLE TRACKING SYSTEM USING GPS AND GSM. This circuit is designed for tracking the location of vehicles. Most of tracking systems are made by using GPS. This is very simple and cheap. Tracking systems are mostly used by fleet operators for tracking a vehicle location, routing and others. This is a very good method for preventing our vehicles from stolen. This tracking system sends us the geographical coordinates and by using these coordinates we can track our vehicle position on electronic maps using internet. By using these tacking systems we can share real time information about transportations. And also can be share real time information or position of trains and buses with passengers. Means passengers can see the real time of arriving busses or trains at the platforms on LCD or on Mobiles. 2
ACHIEVEMENTS: I secured 2nd prize in hard –ware expo for the project of laser light based voice transmission at Vignan’s institute of information technology. PERSONAL DETAILS:  Father’s Name : venkateswara rao k  address : Narasaraopeta, Guntur andhrapradesh   D.O.B : 04-04-1992  Languages Known : English, telugu. PLACE: SELF DECLARATION VINAY KUMAR k DATE:

More Related Content

vinay koppuravuri_updated

  • 1. VinayKoppuravurimail id: Vinay.koppuravuri@cyient.com Mobile:9000957260 Summary  Excellent debugging skills, Good team player , Positive attitude towards work and knowledge sharing, Quick grasping ability  Good knowledge in methodologies like UVM Good knowledge in writing SVA. Good knowledge in writing coverage. Good knowledge on system Verilog, Verilog Skills  Programming languages : System Verilog, Verilog,  Tools  Scripting languages : Cadence IUS, Mentor graphics- MODEL SIM,QUESTA SIM : Perl,  Bus protocols :  Verification Methodologies : AHB,AXI protocols UVM Serial protocols : SPI,USART Trained: Professional development course Institute duration Front end Design and verification Sandeepani (Bangalore) 6 months Experience: Company Designation experience EPR labs internship 4 months Cyient ltd (Hyderabad) Verification engineer 1+ year Education  2014 Vignan’s institute of information technology vizag India : Bachelor of Technology – Electronics and Communication engineering. Projects:  Project covered: UVC of AMBA–AHB Verification methodology, language :uvm,sv Role: 1. Collected basic data of AMBA-AHB
  • 2. 2. Coded sequences for AMBA-AHB 3. Coded testcasesfor AHB verification. 4. Coded cover groups for AMBA-AHB. 5. Coded assertions for AMBA-AHB. 6. Generated functional coverage report 1. 2.  Institute project: : UVC of AMBA –AXI Collected basic data of AMBA-AXI. Coded assertions. Title: Verification of USART Description: USART is a universal synchronous and asynchronous receiver and transmitter. It one end USART takes parallel bits and transmits bits serially ,like versa at other it takes bits serially and transmits data parallel at different baud rates. USART works at both synchronous and asynchronous mode. In asynchronous mode data transmitted, received takes with other internally generated clk other than system clk. In synchronous mode data transmitted, received with respect to system clk. In this project, I mimic the functionality of “USART“protocol, I verified it using verilog test bench I verified USART with following scenarios 1. Asynchronous read/write operation 2. Asynchronous read/write operation with varying Baud rates 3. Asynchronous read/write operation with varying parity 4. Asynchronous read/write operation with varying word length 5. Synchronous read/write operation 6. Synchronous read/write operation with varying parity. 7. Synchronous read/write operation with varying word length  B.TECH PROJECT: VEHICLE TRACKING SYSTEM USING GPS AND GSM. This circuit is designed for tracking the location of vehicles. Most of tracking systems are made by using GPS. This is very simple and cheap. Tracking systems are mostly used by fleet operators for tracking a vehicle location, routing and others. This is a very good method for preventing our vehicles from stolen. This tracking system sends us the geographical coordinates and by using these coordinates we can track our vehicle position on electronic maps using internet. By using these tacking systems we can share real time information about transportations. And also can be share real time information or position of trains and buses with passengers. Means passengers can see the real time of arriving busses or trains at the platforms on LCD or on Mobiles. 2
  • 3. ACHIEVEMENTS: I secured 2nd prize in hard –ware expo for the project of laser light based voice transmission at Vignan’s institute of information technology. PERSONAL DETAILS:  Father’s Name : venkateswara rao k  address : Narasaraopeta, Guntur andhrapradesh   D.O.B : 04-04-1992  Languages Known : English, telugu. PLACE: SELF DECLARATION VINAY KUMAR k DATE: