- Overall 5 years of experience in SoC FPGA/ASIC based system/application design and development.
- Proficient in Verilog RTL Design,Standard EDA Flow - Functional Simulation,Synthesis,Place and Route, Static Timing Analysis and Implementation on hardware & debugging.
- Developing FPGA System design from start to end of design.
- Working Experience in implementing complex designs including
- High Speed Serial Interfaces, PCIe, Ethernet MAC 1G/10G, DDR2/3/LPDDR interfaces, DMA controller etc.
- AXI, AHB Master and Slave interfaces compatible with different BUS widths.
- SPI, I2C, FLASH interfaces etc.
- Working Experience on Hardware/FPGA...
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
