Actively looking for an opportunity to work as digital RTL design engineer. Fresher, M.Tech in VLSI Design and System. Key skills: Verilog, SystemVerilog, VHDL (Basics), C, Basics of Python,Embedded C
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
