My Technical Skills are:
飪� Experience in sub- micron and deep sub -micron CMOS technologies (40nm, 180nm)
飪� Experience in Cadence Virtuoso ADE specter simulator and Mentor Graphics
飪� Experience in designing PLL, Band-Gap reference, charge pump and VCO
飪� Knowledge in designing Current Mirror, OP-AMP, and Filter.
飪� Knowledge in ASIC Design flow (RTL to GDS-II)
飪� Knowledge in Memory, Bit-cell analysis , Master slave Flip-flop Setup & Hold analysis
飪� Experienced in DC analysis, a.c analysis, and Transient analysis
飪� Knowledg e in PERL scripting , Familiar with the use of LINUX platform.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
