1. Having hands on experience in physical design .
2. Worked on SYNTHESIS, LEC ,STA , PNR and PV projects.
3. Good understanding of complete ASIC flow and CMOS Concepts.
4. Good knowledge on Digital design concepts.
5. Have basic knowledge on scripting.
6. Tools used a) Cadence - RTL comp, ETS, EDI and Conformal
b) Synopsys - DC compiler, PT shell, ICC compiler, ICV. and Formality.
c) MentorGrp - Calibre
d) Dorado - Tweaker
7. Worked on 180/135/90/45/28/20 nm technologies.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
