- 1 year experience in pre-silicon SOC verification at Intel Technologies.
- Understanding of JTAG and TAP network. Also worked on BSCAN validation with automation using Perl scripting.
- Exposure to tools : Synopsys’s VCS and DVE, Cadence’s virtuoso schematic editor.