Professional with 9 years experience in VLSI front end verification and scripting.
Experience in IP and SOC level verification.
Experience in writing system verilog assertions.
Expertise:
HDL/HVLs:Verilog,System Verilog(SV)
Methodologies:UVM,OVM and VMM
Programming Languages:C and C++
Scripting Languages:UNIX shell and PERL
Protocols:AMBA APB,AHB
Knowledge of VHDL,Ethernet MAC PCS subsytems,Functional coverage,AMBA AXI,TCL,synthesis and backend flow.
We’ve updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.