鈥� Primary area of work: BIST, Scan and ATPG.
鈥� Scan Insertion, ATPG pattern generation, pattern validation and simulation for SoCs and IPs in both timing and no-timing corners
Specialties: VLSI TOOLS -
Synopsis - TETRAMAX, DFTCOMPILER, VCS
Cadence - NCSIM
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
