Enschede Area, Netherlands Netherlands
Student at University of Twente
An enthusiastic programmer with experience in Verilog, VHDL. Interested in ASIC design and verification.
Passionate about composing music and abstract photography. Proactive in group projects and in contributing to ideas.