An enthusiastic programmer with experience in Verilog, VHDL. Interested in ASIC design and verification.
Passionate about composing music and abstract photography. Proactive in group projects and in contributing to ideas.
We’ve updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.