Personal Information
Organization / Workplace
Basel Area, Switzerland Switzerland
Occupation
Research Assistant
Industry
Electronics / Computer Hardware
About
6 years of industrial experience in RTL-FPGA/ASIC design , RTL coding for image processing IP and verification .
Worked in SoC verification -debug team
Specialties: VHDL, Verilog
Contact Details