6 years of industrial experience in RTL-FPGA/ASIC design , RTL coding for image processing IP and verification .
Worked in SoC verification -debug team
Specialties: VHDL, Verilog
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
