Custom Layout Design Engineer at Institute of Silicon Systems
Industry
Electronics / Computer Hardware
About
鈥� Custom Layout Design Engineer with a Gamut of Experience in Designing Standard cells, I/O
Cell, Analog and Mixed Signal Circuit Layouts in Cadence tools.
鈥� I have experience in Floor planning, Power Routing, Placement, schematic Driven Layout,
Schematic to Layout Verification (LVS&DRC). Creates bottoms up element of chip layout
including Transistor,Cell and Block Level Custom Layout.
鈥� Knowledge of CMOS process technology and various layout techniques like Inter Digitization
Matching, Common Centroid Matching, Matching with respect to PVT and Shielding.
鈥� Knowledge of various layout dependent effects like antenna violation, EM violation, Latch-up, IR
dro
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
