Physical Design : Netlist to GDSII Flow
(Netlist - Floor Planning - Placement - Clock-tree Synthesis - Routing - Design Verification - GDSII), includes Library Preparation, Floor planning, IO Ring creation, Power Planning, Placement , CTS and Routing activities, Timing Closure, Static and Dynamic power EM/IR analysis, Signal EM and Crosstalk noise analysis and Physical Verification, Low power design techniques.
Signal integrity,Noise Analysis, OCV Analysis, Cross Clock Domain
Power Analysis (Static and Dynamic IR Drop)
Synthesis.
Scripting Language : PERL & TCL
EDA TOOLS:
=>Magma Talus
=>Synopsys IC COMPILER
=>Synopsys PRIMETIME
=>Synopsys DC COMPILER
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
