![5
3. ?? ???
A. door_top
datapath
ascii[3:0] eq
released id0
id_en id1
set_en hr1
pass_in_en hr10
comp_en
id_rst
set_rst
in_rst
ce100
fsm
open1 pass_in_en
set1 set_en
visit1 comp_en
eq id_en
released door
thief
id_rst
set_rst
in_rst
show_visit
clk_div100
ce100
(?? ???)
clk_div10
ce10
(?? ???)
Pulse
open open1
set set1
visit visit1
ce10
(debouncing key)
ps2_kbd_top
ps2clk ascii
ps2data released
(ps2 ??? ???)
ss_drive
id0
id1
hr1
hr10
(segment ???)](https://image.slidesharecdn.com/13-dsd26-130505093303-phpapp02/85/13-dsd-_2-6-5-320.jpg)
More Related Content
What's hot (20)
Viewers also liked (20)
More from ?? ? (20)
13.dsd ??? ?????_2?? 6?
- 1. 1 ???: 2011? 12? 2? ????: ? ? ???????? 2?? ?????? ?? ???? ?? ??? 6? 20800577 ? ? ?
- 2. 2 ?? 1. ??? ??......................................................................................................................................................................................................3 A. ?? ? ???? .................................................................................................................................................................................3 B. ?? ???? ........................................................................................................................................................................................3 C. ???(??) ............................................................................................................................................................................................3 2. Algorithm & Flow Chart..........................................................................................................................................................................4 3. ?? ???......................................................................................................................................................................................................5 A. door_top ...................................................................................................................................................................................................5 B. datapath....................................................................................................................................................................................................6 C. fsm...............................................................................................................................................................................................................7 4. Rusult.................................................................................................................................................................................................................8
- 3. 3 1. ??? ?? A. ?? ? ???? ??? ???? ?? ? ?? ??? ?? ? Digital Door Lock? ?? ??? ???? ? ??? ???, Verilog? Digital Door Lock? ???? ???. B. ?? ???? i. ???? : 12? 14? ii. NEXYS2 Board ??? ?? ???? ????. iii. ?? Block? Verilog Code? ????. C. ???(??) i. ? ?? ID(00~99)? Password(4??)? ?? ?? ??(open) -> ID ->??(open)-> Password ->??(open) ii. ?? ?? ???? 3? ???? ???? ?? iii. ??? ?? ? ?? ?? ?? ???? ??(?? 1?) iv. ? ?? ?? ?? 5? ?? ???? ?? ???. v. Password setting ??(visit)-> ?? Password ->??(visit)
- 4. 4 2. Algorithm & Flow Chart ???? (? ??) ? ?? Open ID & Password ?? ?? ??? ??? ??!! 3? ?? ? ? 5? ? 5? ? ??? & ?? ?? ?? Visit Visit Password Setting Set Set Input & Output
- 5. 5 3. ?? ??? A. door_top datapath ascii[3:0] eq released id0 id_en id1 set_en hr1 pass_in_en hr10 comp_en id_rst set_rst in_rst ce100 fsm open1 pass_in_en set1 set_en visit1 comp_en eq id_en released door thief id_rst set_rst in_rst show_visit clk_div100 ce100 (?? ???) clk_div10 ce10 (?? ???) Pulse open open1 set set1 visit visit1 ce10 (debouncing key) ps2_kbd_top ps2clk ascii ps2data released (ps2 ??? ???) ss_drive id0 id1 hr1 hr10 (segment ???)
- 6. 6 B. datapath clock ce hour10 hour1 reg-pass (user) In Q0 pass_en Q1 Q2 Q3 reg-pass (reg_in) in out0 set_en out1 out2 out3 reg_id (id_in) in id_0 id_en id_1 comp Q0 eq Q1 Q2 Q3 out0 out1 out2 out3 always@(posedge clk) if(rst==1) begin id0<=0; id1<=0; hr10<=0;hr1<=0; end else if(eq==1) begin id0<=id_0; id1<=id_1; hr10<=hour10; hr1<=hour1; end ??? ??? ??? ID? ???? ?? ?? clock : ?? ?? reg_id : ?? ? ? ?? ?? password? ???? register reg_pass(reg_in) : ?? ? ? ?? ?? password? ???? register reg_pass(user) : password? ???? register comp : ???? ?? password? ???? password? ????? ???
- 7. 7 C. fsm Close ?? door = 0 id?? ??(1) id_rst = 1 Open ?? door=1 id?? ??(2) id_rst = 0 id_en = 1 password ?? ??(1) in_rst = 1 password ?? ??(2) in_rst = 0 pass_in_en = 1 ?? ?? comp_en = 1 ??? ?? ?? thief = 1 Set ??(1) set_rst = 1 set ??(2) set_rst = 0 set_en = 1 ??? ?? ?? show_visit = 1 open open open visit eq=1 ???=3 5? ? set set 5? ? visit
- 8. 8 4. Rusult ?? ? latch? ?? ?? ???, ?? ??? ???? ???. ????? ??? ? ?? ?? -> ?? ?? ???? ?? ?? -> ?? ?? ??? ?? ?? -> ?? ?? 3? ??? ?? ?? -> ?? ?? ?? ?? ? 5? ? ?? ?? ?? -> ?? ?? ?? ?? ? 5? ? ?? ?? ?? -> ?? ?? . ¡ñ ?? ???? ??? ? ? ID ?? Password? ?? ? ?? ???? ?? Password? ???. ? ?? ??? VGA? ?? ??. ? ???? board??? ?? ?????. ? ???? ?? 5? ?? ???? ? ?? ??? 1?? ID? ?? ??? ???? ? Password ?? ?? ?? ??? ?? ? Lock ??? ?? ? ?? ??? 3??? 5?? ?? ? ID? ??? ???? ?? ????.