I am EE, M.Sc. with 20+ years experience
in designing and verifying SoC and FPGA devices
including Xilinx, Altera.
RTL Languages I use are VHDL and Verilog.
I perform Lab debug using Logic Analyzers and Oscilloscopes.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
