Good Skill :
- RTL design about ISP of CIS device
- DFTC, Design Compiler
- Power-Compiler(UPF,Low power)
- PrimeTime/PT-SI
- Formality, TetraMAX(ATPG,FA)
- Spyglass-DFT/Constraints
- RTL design for SCAN, BIST, Digital
- Image Signal Processing IP for CIS
- Visible enhancement IP
- Video Processing IP
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
