Member of Technical Staff at Calypto Design Systems
Industry
Technology / Software / Internet
About
Worked in Functional Verification and Formal Verification part of Chip Designing, with focus on compiler theory such as parsing, syntax tree and compiler optimizations. Worked on improving the quality of EDA tools through numerous bug fixes and enhancements; and in-depth testing in RTL languages such as Verilog and VHDL. Involved in many high quality, core simulator solutions for semi-conductor industry, with thorough insight of customer's expectations and our product's role.
We鈥檝e updated our privacy policy so that we are compliant with changing global privacy regulations and to provide you with insight into the limited ways in which we use your data.
You can read the details below. By accepting, you agree to the updated privacy policy.
