際際滷

際際滷Share a Scribd company logo
Synchronous counters
Synchronous Counter
 Clock pulses are applied to the input of all flip-flops.
 Common clock trigger all flip-flops simultaneously
 T=0 or J=K=0 (flip-flop does not change state)
 T=1 or J=K=1 (flip-flop complements)
Types of Synchronous Counters
     Binary Counter
     Up-Down Binary Counter
     BCD Counter
     Binary Counter with Parallel Load
a. Binary Counter
 The flip-flop in the
least significant position
is complemented in every
pulse.
 A flip-flop in any other
position is complemented
when all the bits in the
lower significant positions
are equal to 1.
If J and K = 0 (state of
the counter does not
change), however if it is =
1 counter is enabled.
b. Up-Down Binary
     Counter
 A synchronous countdown
binary counter goes through
the binary states in reverse
order.
 A bit in any other position
is complemented if all lower
significant bits are equal to 0.
Up input = 1 (circuit counts
up), Down input = 1 (circuit
counts down).
 Both inputs = 0 (circuit
does not change), however if
it is = 1 (circuit counts up).
c. BCD Counter
 A BCD counts in binary-coded decimal from 0000 to 1001 and back to
    0000. Because of the return to 0 after a count of 9.
   Output Y is equal to 1 when the present state is 1001.
   Y can enable the count of the next higher significant decade while the
    same pulse switches the present decade from 1001 to 0000.
   The unused states for minterms 10 to 15 are taken as dont-care terms.
   The simplified functions are:
                           T Q1 = 1
                           T Q2 = Q8 Q1
                           T Q4 = Q2 Q1
                           T Q8 = Q8 Q1 + Q4 Q2 Q1
                           Y = Q8 Q1
d. Binary Counter
with Parallel Load
 Counters employed in digital
systems often require a parallel
load capability for transferring an
initial binary number into the
counter prior to the count
operation.
When equal to 1, the input load
control disables the count
operation and causes a transfer of
data from the four data inputs
into the four flip-flops.
 If both inputs are zero, clock
pulses do not change the state of
the register.
FUNCTION TABLE FOR THE COUNTER
  Clear       Clock        Load     Count           Function

    0           X            X        X      Clear to 0
    1                        1        X      Load inputs
    1                        0        1      Count next binary state
    1                        0        0      No change

The four control inputs  Clear, Clock, Load, Count  determine
the next state.
 Clear input is asynchronous and when equal to 0, causes the
counter to be cleared.
 X symbolize dont care conditions for the other inputs.
 With the Load and Count inputs both 0, the output do not
change.

More Related Content

What's hot (20)

Johnson counter
Johnson counterJohnson counter
Johnson counter
Muhammad Anas Sabir
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
Jayakrishnan J
Ring counter
Ring counterRing counter
Ring counter
Ghufran Hasan
Counters
CountersCounters
Counters
Ketaki_Pattani
Counters
CountersCounters
Counters
Revathi Subramaniam
Counters
CountersCounters
Counters
Randaqra
Registers and counters
Registers and counters Registers and counters
Registers and counters
Deepak John
Basics Counters
Basics Counters Basics Counters
Basics Counters
Danial Mirza
sequential circuits
sequential circuitssequential circuits
sequential circuits
Unsa Shakir
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
JayakrishnanJ11
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
Encoder
EncoderEncoder
Encoder
Mahmudul Hasan
Johnson Counter
Johnson CounterJohnson Counter
Johnson Counter
Jatinder Kumar Chaurasia
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
Then Murugeshwari
Flag register 8086 assignment
Flag register 8086 assignmentFlag register 8086 assignment
Flag register 8086 assignment
Zia3130
Code conversion
Code conversionCode conversion
Code conversion
Alapan Banerjee
Registers and counters
Registers and countersRegisters and counters
Registers and counters
Heman Pathak
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
Ramasubbu .P
(D/A) and (A/D)conversion
(D/A) and (A/D)conversion(D/A) and (A/D)conversion
(D/A) and (A/D)conversion
Praveen Kumar
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
Paresh Parmar

Similar to Synchronous counters (20)

Synschronous counter
Synschronous counterSynschronous counter
Synschronous counter
Hassan Sardar
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
Rai University
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
Starlee Lathong
digital electronics registers topic.pptx
digital electronics registers topic.pptxdigital electronics registers topic.pptx
digital electronics registers topic.pptx
ghulamjillani744
Chapter 6 Register and countedfsdfr.pptx
Chapter 6 Register and countedfsdfr.pptxChapter 6 Register and countedfsdfr.pptx
Chapter 6 Register and countedfsdfr.pptx
SamanArshad11
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
Asif Iqbal
Chapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdfChapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdf
TamiratDejene1
DLD4.pdf
DLD4.pdfDLD4.pdf
DLD4.pdf
Shashi738182
Synchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.pptSynchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.ppt
JumanneChiyanda
Multiplication algorithm
Multiplication algorithmMultiplication algorithm
Multiplication algorithm
Gaurav Subham
Digital Electronics Registers and Counters.pptx
Digital Electronics Registers and Counters.pptxDigital Electronics Registers and Counters.pptx
Digital Electronics Registers and Counters.pptx
navaneethakrishnanec
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
Heman Pathak
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
RLJIT
Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1
ssuser6feece1
Counter
CounterCounter
Counter
Naufal Qodari
Registers and Counters.ppt
Registers and Counters.pptRegisters and Counters.ppt
Registers and Counters.ppt
Vijay Bhadouria
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
DrSonali Vyas
Up counters,down and registers ppt.pptx
Up counters,down and registers  ppt.pptxUp counters,down and registers  ppt.pptx
Up counters,down and registers ppt.pptx
nnceece
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
Vinoth Loganathan
dsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptxdsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptx
ssuser1b2fab
Synschronous counter
Synschronous counterSynschronous counter
Synschronous counter
Hassan Sardar
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
Rai University
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
Starlee Lathong
digital electronics registers topic.pptx
digital electronics registers topic.pptxdigital electronics registers topic.pptx
digital electronics registers topic.pptx
ghulamjillani744
Chapter 6 Register and countedfsdfr.pptx
Chapter 6 Register and countedfsdfr.pptxChapter 6 Register and countedfsdfr.pptx
Chapter 6 Register and countedfsdfr.pptx
SamanArshad11
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
Asif Iqbal
Chapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdfChapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdf
TamiratDejene1
Synchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.pptSynchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.ppt
JumanneChiyanda
Multiplication algorithm
Multiplication algorithmMultiplication algorithm
Multiplication algorithm
Gaurav Subham
Digital Electronics Registers and Counters.pptx
Digital Electronics Registers and Counters.pptxDigital Electronics Registers and Counters.pptx
Digital Electronics Registers and Counters.pptx
navaneethakrishnanec
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
Heman Pathak
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
RLJIT
Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1
ssuser6feece1
Registers and Counters.ppt
Registers and Counters.pptRegisters and Counters.ppt
Registers and Counters.ppt
Vijay Bhadouria
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
DrSonali Vyas
Up counters,down and registers ppt.pptx
Up counters,down and registers  ppt.pptxUp counters,down and registers  ppt.pptx
Up counters,down and registers ppt.pptx
nnceece
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
Vinoth Loganathan
dsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptxdsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptx
ssuser1b2fab

Recently uploaded (20)

Computational Photography: How Technology is Changing Way We Capture the World
Computational Photography: How Technology is Changing Way We Capture the WorldComputational Photography: How Technology is Changing Way We Capture the World
Computational Photography: How Technology is Changing Way We Capture the World
HusseinMalikMammadli
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar PatturajInside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
ScyllaDB
A Framework for Model-Driven Digital Twin Engineering
A Framework for Model-Driven Digital Twin EngineeringA Framework for Model-Driven Digital Twin Engineering
A Framework for Model-Driven Digital Twin Engineering
Daniel Lehner
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
ScyllaDB
World Information Architecture Day 2025 - UX at a Crossroads
World Information Architecture Day 2025 - UX at a CrossroadsWorld Information Architecture Day 2025 - UX at a Crossroads
World Information Architecture Day 2025 - UX at a Crossroads
Joshua Randall
Endpoint Backup: 3 Reasons MSPs Ignore It
Endpoint Backup: 3 Reasons MSPs Ignore ItEndpoint Backup: 3 Reasons MSPs Ignore It
Endpoint Backup: 3 Reasons MSPs Ignore It
MSP360
MIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND Revenue Release Quarter 4 2024 - Finacial PresentationMIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND CTI
Integrated Operating Window - A Gateway to PM
Integrated Operating Window - A Gateway to PMIntegrated Operating Window - A Gateway to PM
Integrated Operating Window - A Gateway to PM
Farhan Tariq
Transform Your Future with Front-End Development Training
Transform Your Future with Front-End Development TrainingTransform Your Future with Front-End Development Training
Transform Your Future with Front-End Development Training
Vtechlabs
Gojek Clone Multi-Service Super App.pptx
Gojek Clone Multi-Service Super App.pptxGojek Clone Multi-Service Super App.pptx
Gojek Clone Multi-Service Super App.pptx
V3cube
DealBook of Ukraine: 2025 edition | AVentures Capital
DealBook of Ukraine: 2025 edition | AVentures CapitalDealBook of Ukraine: 2025 edition | AVentures Capital
DealBook of Ukraine: 2025 edition | AVentures Capital
Yevgen Sysoyev
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOTSMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
TanmaiArni
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & TipsTrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc
Early Adopter's Guide to AI Moderation (Preview)
Early Adopter's Guide to AI Moderation (Preview)Early Adopter's Guide to AI Moderation (Preview)
Early Adopter's Guide to AI Moderation (Preview)
nick896721
FinTech - US Annual Funding Report - 2024.pptx
FinTech - US Annual Funding Report - 2024.pptxFinTech - US Annual Funding Report - 2024.pptx
FinTech - US Annual Funding Report - 2024.pptx
Tracxn
Technology use over time and its impact on consumers and businesses.pptx
Technology use over time and its impact on consumers and businesses.pptxTechnology use over time and its impact on consumers and businesses.pptx
Technology use over time and its impact on consumers and businesses.pptx
kaylagaze
Understanding Traditional AI with Custom Vision & MuleSoft.pptx
Understanding Traditional AI with Custom Vision & MuleSoft.pptxUnderstanding Traditional AI with Custom Vision & MuleSoft.pptx
Understanding Traditional AI with Custom Vision & MuleSoft.pptx
shyamraj55
Future-Proof Your Career with AI Options
Future-Proof Your  Career with AI OptionsFuture-Proof Your  Career with AI Options
Future-Proof Your Career with AI Options
DianaGray10
L01 Introduction to Nanoindentation - What is hardness
L01 Introduction to Nanoindentation - What is hardnessL01 Introduction to Nanoindentation - What is hardness
L01 Introduction to Nanoindentation - What is hardness
RostislavDaniel
The Future of Repair: Transparent and Incremental by Botond Denes
The Future of Repair: Transparent and Incremental by Botond DenesThe Future of Repair: Transparent and Incremental by Botond Denes
The Future of Repair: Transparent and Incremental by Botond Denes
ScyllaDB
Computational Photography: How Technology is Changing Way We Capture the World
Computational Photography: How Technology is Changing Way We Capture the WorldComputational Photography: How Technology is Changing Way We Capture the World
Computational Photography: How Technology is Changing Way We Capture the World
HusseinMalikMammadli
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar PatturajInside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
Inside Freshworks' Migration from Cassandra to ScyllaDB by Premkumar Patturaj
ScyllaDB
A Framework for Model-Driven Digital Twin Engineering
A Framework for Model-Driven Digital Twin EngineeringA Framework for Model-Driven Digital Twin Engineering
A Framework for Model-Driven Digital Twin Engineering
Daniel Lehner
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
30B Images and Counting: Scaling Canva's Content-Understanding Pipelines by K...
ScyllaDB
World Information Architecture Day 2025 - UX at a Crossroads
World Information Architecture Day 2025 - UX at a CrossroadsWorld Information Architecture Day 2025 - UX at a Crossroads
World Information Architecture Day 2025 - UX at a Crossroads
Joshua Randall
Endpoint Backup: 3 Reasons MSPs Ignore It
Endpoint Backup: 3 Reasons MSPs Ignore ItEndpoint Backup: 3 Reasons MSPs Ignore It
Endpoint Backup: 3 Reasons MSPs Ignore It
MSP360
MIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND Revenue Release Quarter 4 2024 - Finacial PresentationMIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND Revenue Release Quarter 4 2024 - Finacial Presentation
MIND CTI
Integrated Operating Window - A Gateway to PM
Integrated Operating Window - A Gateway to PMIntegrated Operating Window - A Gateway to PM
Integrated Operating Window - A Gateway to PM
Farhan Tariq
Transform Your Future with Front-End Development Training
Transform Your Future with Front-End Development TrainingTransform Your Future with Front-End Development Training
Transform Your Future with Front-End Development Training
Vtechlabs
Gojek Clone Multi-Service Super App.pptx
Gojek Clone Multi-Service Super App.pptxGojek Clone Multi-Service Super App.pptx
Gojek Clone Multi-Service Super App.pptx
V3cube
DealBook of Ukraine: 2025 edition | AVentures Capital
DealBook of Ukraine: 2025 edition | AVentures CapitalDealBook of Ukraine: 2025 edition | AVentures Capital
DealBook of Ukraine: 2025 edition | AVentures Capital
Yevgen Sysoyev
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOTSMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
SMART SENTRY CYBER THREAT INTELLIGENCE IN IIOT
TanmaiArni
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & TipsTrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc Webinar - Building your DPIA/PIA Program: Best Practices & Tips
TrustArc
Early Adopter's Guide to AI Moderation (Preview)
Early Adopter's Guide to AI Moderation (Preview)Early Adopter's Guide to AI Moderation (Preview)
Early Adopter's Guide to AI Moderation (Preview)
nick896721
FinTech - US Annual Funding Report - 2024.pptx
FinTech - US Annual Funding Report - 2024.pptxFinTech - US Annual Funding Report - 2024.pptx
FinTech - US Annual Funding Report - 2024.pptx
Tracxn
Technology use over time and its impact on consumers and businesses.pptx
Technology use over time and its impact on consumers and businesses.pptxTechnology use over time and its impact on consumers and businesses.pptx
Technology use over time and its impact on consumers and businesses.pptx
kaylagaze
Understanding Traditional AI with Custom Vision & MuleSoft.pptx
Understanding Traditional AI with Custom Vision & MuleSoft.pptxUnderstanding Traditional AI with Custom Vision & MuleSoft.pptx
Understanding Traditional AI with Custom Vision & MuleSoft.pptx
shyamraj55
Future-Proof Your Career with AI Options
Future-Proof Your  Career with AI OptionsFuture-Proof Your  Career with AI Options
Future-Proof Your Career with AI Options
DianaGray10
L01 Introduction to Nanoindentation - What is hardness
L01 Introduction to Nanoindentation - What is hardnessL01 Introduction to Nanoindentation - What is hardness
L01 Introduction to Nanoindentation - What is hardness
RostislavDaniel
The Future of Repair: Transparent and Incremental by Botond Denes
The Future of Repair: Transparent and Incremental by Botond DenesThe Future of Repair: Transparent and Incremental by Botond Denes
The Future of Repair: Transparent and Incremental by Botond Denes
ScyllaDB

Synchronous counters

  • 2. Synchronous Counter Clock pulses are applied to the input of all flip-flops. Common clock trigger all flip-flops simultaneously T=0 or J=K=0 (flip-flop does not change state) T=1 or J=K=1 (flip-flop complements)
  • 3. Types of Synchronous Counters Binary Counter Up-Down Binary Counter BCD Counter Binary Counter with Parallel Load
  • 4. a. Binary Counter The flip-flop in the least significant position is complemented in every pulse. A flip-flop in any other position is complemented when all the bits in the lower significant positions are equal to 1. If J and K = 0 (state of the counter does not change), however if it is = 1 counter is enabled.
  • 5. b. Up-Down Binary Counter A synchronous countdown binary counter goes through the binary states in reverse order. A bit in any other position is complemented if all lower significant bits are equal to 0. Up input = 1 (circuit counts up), Down input = 1 (circuit counts down). Both inputs = 0 (circuit does not change), however if it is = 1 (circuit counts up).
  • 6. c. BCD Counter A BCD counts in binary-coded decimal from 0000 to 1001 and back to 0000. Because of the return to 0 after a count of 9. Output Y is equal to 1 when the present state is 1001. Y can enable the count of the next higher significant decade while the same pulse switches the present decade from 1001 to 0000. The unused states for minterms 10 to 15 are taken as dont-care terms. The simplified functions are: T Q1 = 1 T Q2 = Q8 Q1 T Q4 = Q2 Q1 T Q8 = Q8 Q1 + Q4 Q2 Q1 Y = Q8 Q1
  • 7. d. Binary Counter with Parallel Load Counters employed in digital systems often require a parallel load capability for transferring an initial binary number into the counter prior to the count operation. When equal to 1, the input load control disables the count operation and causes a transfer of data from the four data inputs into the four flip-flops. If both inputs are zero, clock pulses do not change the state of the register.
  • 8. FUNCTION TABLE FOR THE COUNTER Clear Clock Load Count Function 0 X X X Clear to 0 1 1 X Load inputs 1 0 1 Count next binary state 1 0 0 No change The four control inputs Clear, Clock, Load, Count determine the next state. Clear input is asynchronous and when equal to 0, causes the counter to be cleared. X symbolize dont care conditions for the other inputs. With the Load and Count inputs both 0, the output do not change.